refactor: 模块解耦
This commit is contained in:
16
config.py
Normal file
16
config.py
Normal file
@@ -0,0 +1,16 @@
|
||||
import os
|
||||
from pathlib import Path
|
||||
|
||||
BASE_DIR = Path(__file__).resolve().parent
|
||||
USER_DB_PATH = BASE_DIR / "users.db"
|
||||
|
||||
MODEL_CALL_TIMEOUT_SECONDS = 45
|
||||
ASR_LANGUAGE = "zh-CN"
|
||||
|
||||
MODEL_NAME = os.getenv("VLM_MODEL", "Qwen/Qwen3-VL-8B-Instruct")
|
||||
MODEL_BASE_URL = os.getenv("VLM_BASE_URL", "http://220.248.114.28:8000/v1")
|
||||
MODEL_API_KEY = os.getenv("VLM_API_KEY", "EMPTY")
|
||||
|
||||
# edge-tts Yunxi 音色
|
||||
TTS_VOICE = os.getenv("TTS_VOICE", "zh-CN-YunxiNeural")
|
||||
|
||||
Reference in New Issue
Block a user